Job at NVIDIA
Senior System Integration and Feature Validation Engineer
- Employer
- NVIDIA
- Location
- India, Bengaluru
- Workplace
- Not supplied
- Employment
- full-time
- Published
- First listed on USASI
This posting comes from NVIDIA’s own Workday job board. USASI checks that board twice a day and removes this page once the employer closes the posting. The description below is NVIDIA’s text as published; USASI does not edit it, does not recruit, and does not take applications. How jobs are collected.
Job description
NVIDIA pioneered graphics and is now the global AI leader, delivering breakthrough performance and efficiency across every important industry. As an NVIDIAN, you will tackle problems that lie between architecture, silicon, firmware, software, and production. Your judgment in ambiguous, cross-team feature integration determines whether a program ships on schedule.
NVIDIA’s Silicon Co-Design Group is looking for a flexible hardware engineer to join its System Features and System Integration teams. Our responsibilities cover everything from architecture to bring-up and release. We focus on feature integration, debugging, validation, and productization for all NVIDIA GPU, CPU, Client and SoC products. Small decisions in feature integration significantly affect boot, clocks, DVFS, system controllers, pstates, circuits, and all areas where hardware and software meet. This role is not about checklist compliance or feature sign-off. Instead, it is where multi-team feature failures are either root-caused and resolved or cause program delays. The two most critical challenges in this position are:
What you will be doing:
- End to End responsibility for the integration and product development of system features across — boot, clocks, DVFS, performance and power system controllers, and certain circuits.
- Lead debugging and root-cause resolution on the most challenging cross-stack feature issues covering silicon, firmware, driver, and platform — delivering productized fixes and reusable workarounds.
- Build and deploy AI-enabled workflows for feature validation, debug, and triage — with explicit guardrails and measurable impact on cycle time, coverage, or escape rate.
- Support silicon bring-up, feature deployment, and GPU/SoC qualification through feature checks, PVT stress and stability testing, and lab debug.
- Build the tools, scripts, and infrastructure the team relies on — and improve validation and productization processes for greater quality and efficiency.
- Partner with globally distributed teams — architecture, ASIC, firmware, driver, software, and multiple bring-up teams.
What we need to see:
- BTech / BE or MTech / ME in Electronics, Electrical, or Computer Engineering along with over 5 years of experience in post-silicon bring-up, system integration, or feature design and validation for released GPU, CPU, or SoC products. At least once, you should have diagnosed a vague, cross-team feature failure and delivered a finalized fix.
- Strong end-to-end understanding of hardware, firmware, and software interaction — with fundamentals in board and system development, DVFS, control loops, SI/PI, timing, clocking, high-speed I/O, PVT, and thermal — and hands-on silicon, board, and lab-debug muscle memory.
- Practical understanding of GPU, CPU, or SoC architectures within at least one of PC, datacenter, or automotive environments — proven experience leading efforts to address unclear issues spanning multiple teams.
- Proven validation approach using smart AI technology you designed or scaled, not only used — with adoption beyond yourself and measurable impact on debug velocity, coverage, or escape rate. You can detail the limits you set and where smart AI tools may introduce hazards in your workflow.
Ways to stand out from the crowd:
- A history of building reusable feature-integration methodology, debug playbooks, or validation frameworks that other programs or teams adopted. These are backed by patents, conference papers, or talks where you were encouraged to present.
- Practical subsystem expertise in DVFS, boot / clock / reset, power management controllers, high-speed I/O, or thermal — including failure modes, debug instrumentation, and the compromises encountered during production.
- Experience partnering deeply with a counterpart team in another major engineering hub — shared on-call, shared metrics, and shared culture across geographies.
- AI work that goes beyond personal-copilot uses agentic workflows, RAG-grounded debug assistants, machine learning-based anomaly detection, or automated triage — deployed at team scope with adoption metrics.
NVIDIA is the world leader in accelerated computing, and our work powers AI, gaming, robotics, autonomous systems, and scientific discovery. We invest in our people with competitive benefits, flexible time off, and continuous learning, and we build a team where everyone can do their best work. Come help us build the features that make NVIDIA silicon the reason customers ship on time!
#LI-Hybrid
Similar jobs
Micron Technology
Taoyuan - Fab 11, Taiwan
Micron Technology
CPEE PRINCIPLE/SENIOR ENGINEER (DIFF)
Hiroshima - Fab 15, Japan
ServiceNow
Radomlje, SLOVENIA, Slovenia
ServiceNow
Radomlje, SLOVENIA, Slovenia
Crusoe
Senior Enterprise Automation Engineer
Sunnyvale, CA - US
Lambda
Senior Finance Systems Architect
San Francisco Office (Fremont St) · San Jose Office (First St)
$206K–$275K a year
Support Us
Help keep USASI useful.
Optional. No USASI account required. Payment takes place on the linked provider’s website (Buy Me a Coffee).
About supporting this project