Skip to content

Independent project. Not a U.S. government website.

USASI

Job at NVIDIA

SoC Clocks Design Automation Engineer

Employer
NVIDIA
Location
Israel, Raanana · Israel, Tel Aviv · Israel, Yokneam
Workplace
Not supplied
Employment
full-time
Published
First listed on USASI

Apply on NVIDIA’s site (external site)

This posting comes from NVIDIA’s own Workday job board. USASI checks that board twice a day and removes this page once the employer closes the posting. The description below is NVIDIA’s text as published; USASI does not edit it, does not recruit, and does not take applications. How jobs are collected.

Job description

NVIDIA is looking for a dedicated SoC Clocks Design Automation Engineer to join our Networking Silicon team. In this role, you’ll focus on developing and supporting clock-related design flows and methodologies for SoC and networking chips, ensuring efficient and high-quality design implementation. You’ll also chip in to SoC top-level automation and integration activities, building on existing flow infrastructure to improve efficiency and consistency across projects. Introduction

What you'll be doing:

  • Develop and maintain design automation and methodologies for SoC and networking clock flows.
  • Collaborate with design, STA, and project teams to ensure timely and high-quality design closure.
  • Develop and improve SoC top-level automation scripts and flows built upon existing infrastructure and tools.
  • Support SoC integration and construction flow activities across multiple projects.
  • Assist in timing, power, and noise analysis to ensure efficient performance.

What we need to see:

  • B.Sc. or M.Sc. in Electrical or Computer Engineering, or relevant professional experience.
  • At least 2 years of confirmed experience in SoC design, design automation, or methodology development.
  • Strong programming or scripting skills in at least one language (Python preferred; Perl, Tcl, or Make are advantages).
  • Understanding of physical design concepts including placement, routing, timing closure, and ECO implementation.
  • Familiarity with EDA tools for synthesis, place-and-route, and timing analysis (Synopsys or Cadence flows).
  • Strong analytical, problem-solving, and soft skills.

Way to stand out from the crowd:

  • Experience developing or maintaining SoC design or automation flows.
  • Knowledge of timing-related analysis (crosstalk, noise, delay).
  • Background in power or timing optimization techniques.
  • Collaborative attitude with the ability to work effectively across multi-functional teams.
  • Self-motivated and eager to learn while improving existing design flows.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

Apply on NVIDIA’s site (external site)

Similar jobs

Support Us

Help keep USASI useful.

Optional. No USASI account required. Payment takes place on the linked provider’s website (Buy Me a Coffee).

About supporting this project