Independent project. Not a U.S. government website.

Support our project (opens Buy Me a Coffee)
USASI

Andrew Waterman

Co-founder and Chief Engineer of SiFive; co-creator of the RISC-V instruction set architecture

  • Co-founder and Chief Engineer, SiFive1

Andrew Waterman is a co-founder and the Chief Engineer of SiFive, the RISC-V processor IP company. SiFive credits its founders, Waterman, Krste Asanović and Yunsup Lee, working with David Patterson, with creating RISC-V at UC Berkeley starting in 2010. Waterman is first author of the 2011 RISC-V Instruction Set Manual technical report and wrote the 2016 Berkeley dissertation "Design of the RISC-V Instruction Set Architecture".1234

Research

Waterman's doctoral work at UC Berkeley, advised by David A. Patterson and Krste Asanović, centered on the instruction set architecture as the hardware-software interface. The 2016 dissertation argues that a free and open ISA standard could increase innovation in microprocessor design, lower system costs and ease the move to more specialized computing devices.4

Waterman is first author of the 2011 report "The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA", written with Yunsup Lee, Patterson and Asanović. Waterman is also a co-author of the 2016 Rocket Chip Generator report, which describes Berkeley's generator for RISC-V processor systems.35

SiFive

SiFive was founded in 2015 by the creators of RISC-V, and its leadership page lists Waterman as Co-Founder and Chief Engineer alongside Asanović as Chief Architect and Lee as Chief Technology Officer. SiFive develops RISC-V processor core IP, with product lines that include its Essential, Intelligence and Performance families.21

Work

Career timeline

  1. 2010

    Began work on RISC-V as part of a Berkeley summer project with Asanović, Lee and Patterson.2

  2. May 13, 2011

    First-authored the RISC-V Instruction Set Manual, Volume I technical report.3

  3. 2015

    Co-founded SiFive with Krste Asanović and Yunsup Lee.21

  4. 2016

    Completed the dissertation "Design of the RISC-V Instruction Set Architecture" at UC Berkeley.4

  5. Apr 15, 2016

    Co-authored the Rocket Chip Generator technical report.5

Other documented roles

Roles the sources document but that are not confirmed as current.

More sourced profiles at the same organization, in the same field, or from the same school.

Is this you?

Profiles cover public professional work only, and every line cites a source. If something is out of date, missing or wrong, send a correction with a link to an official page and we will update it. Suggest a correction

Profile on USASIAdd this badge to your website or GitHub profile README. It links back to this page. It is not an endorsement or a rating.

Markdown (for a README)

[![Andrew Waterman — Profile on USASI](https://unitedstatesofamericasuperintelligence.com/badges/profile.svg)](https://unitedstatesofamericasuperintelligence.com/people/andrew-waterman/)

HTML

<a href="https://unitedstatesofamericasuperintelligence.com/people/andrew-waterman/"><img src="https://unitedstatesofamericasuperintelligence.com/badges/profile.svg" alt="Andrew Waterman — Profile on USASI" height="20"></a>

This profile covers public professional work only, from the sources below. It is not an endorsement or a ranking. To correct or remove it, use the correction form.

References · reviewed Oct 21, 2026

  1. 1.
    About SiFive (Our Leadership) (external site: sifive.com)

    SiFive · Official page · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

  2. 2.
    RISC-V history (external site: sifive.com)

    SiFive · Official page · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

  3. 3.
    The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA (UCB/EECS-2011-62) (external site: www2.eecs.berkeley.edu)

    EECS Department, University of California, Berkeley · Paper · published May 13, 2011 · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

  4. 4.
    Design of the RISC-V Instruction Set Architecture (UCB/EECS-2016-1) (external site: www2.eecs.berkeley.edu)

    EECS Department, University of California, Berkeley · Paper · published 2016 · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

  5. 5.
    The Rocket Chip Generator (UCB/EECS-2016-17) (external site: www2.eecs.berkeley.edu)

    EECS Department, University of California, Berkeley · Paper · published Apr 15, 2016 · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

  6. 6.
    chipsalliance/rocket-chip repository (external site: github.com)

    CHIPS Alliance (GitHub repository) · Repository · accessed Oct 21, 2026 · evidence reviewed Oct 21, 2026

Support Us

Help keep USASI useful.

Optional. No USASI account required. Payment takes place on the linked provider’s website (Buy Me a Coffee).

About supporting this project